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Summary 
Highly-digital, time-/frequency-based architectures have become an attractive alternative to 
amplitude-based techniques for sensor interfaces due to their high time resolution, low power and area 
scalability potential. However, even though thermal noise can be addressed by applying oversampling, 
offset and 1/f noise limit the resolution at low frequencies. Therefore, dynamic offset cancellation 
techniques like chopping and autozeroing, used in traditional circuits, must be adapted to such time-
based implementations. This paper presents a digital-domain chopping technique suited for offset and 
1/f-noise cancellation in PLL-based sensor interfaces. System-level simulations demonstrate a 
resolution increase from 11 to 15 bits for a 200Hz signal bandwidth. 
Motivation and results 
The ongoing trend towards deep-submicron technologies has generated more and more interest in 
highly-digital, time-/frequency-based integrated circuit architectures, also for sensor interfaces. These 
architectures have focused until now on exploiting high energy efficiency [1,2], with resolutions 
between 6 and 8 bits. Since the PLL-based sensor interface in [1] resembles a Σ∆ loop, oversampling 
and noise shaping allow to trade-off the resolution for bandwidth. Measurements, however, show that 
for high oversampling rates/low bandwidths, the performance then becomes degraded by 1/f noise 
from the oscillators and bias circuits. 
Different from the traditional implementation of dynamic compensation techniques for amplitude-
based architectures [3], we present a novel chopping technique for time-domain signals in PLL-based 
architectures. The chopping circuitry is encapsulated in the PLL loop, as shown in Fig. 1. The 
reference node and the sensor-DAC node are interchanged at a frequency fchop to upconvert the signal 
of interest. The signal outputted by the oscillators is then chopped at the frequency fchop to recover the 
original signal and to push the 1/f noise and the DC offset outside of the band of interest. Due to the 
inherent digitization, a large advantage of this technique is that accurate digital filtering of the spurious 
signals at the chopping frequency and its odd harmonics can be done. Furthermore, the chopping 
spikes that generate residual offset can easily be removed in the digital domain. Fig. 2 shows the 
working principle. The time averaging of the signal at the output during a complete chopping cycle 
corrects the DC offset and low-frequency noise (equivalent to a “slowly-variable DC offset”) from the 
oscillators. 
Transistor-level simulations in Spectre using a standard 0.18 μm CMOS technology allow building-
block nonideality parameters to be extracted and inputted into a state-variable-based Matlab model [4] 
to simulate the spectrum of the output. The effect of oscillator 1/f noise is depicted in Fig. 3. For an 
oversampling rate of 5000 (and thus a bandwidth of 200 Hz for a reference operation frequency of 10 
MHz), an SNR of only 68.1 dB or 11 ENOB is achieved. Using chopping, the 1/f noise is attenuated in 
the operation bandwidth and the SNR achieved is 91.9 dB or 15 ENOB (Fig. 4). This demonstrates 
that the presented digital-domain chopping technique drastically increases the SNR of PLL-based 
sensor interface architectures, making it suitable for applications where the combination of area 
scalability, low power and medium-to-high resolution is required. 
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Figure 1: The highly-digital, PLL-based sensor interface architecture compensates the sensor-induced changes 
on the same oscillator where the sensor is connected to, to achieve a high-linearity, and outputs a 4 bit binary 
digital signal that represents the value of the sensor. 
 
Figure 2: (a) The digital output for the case when DC offset exists between the oscillators generates an average 
output value that deviates from the expected result.(b) The value of the chopped digital output is restored to the 
expected value when averaged through one complete chopping cycle. 
 
Figure 3: (a) The spectrum of the output for non-chopped operation with 200 Hz bandwidth reveals how the 1/f 
noise limits the SNR that can be achieved, even for high oversampling rates.(b) The spectrum of the output in the 
chopped sensor interface case with 200 Hz bandwidth and fchop = 25 kHz shows an increase of 4 bits of 
resolution
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